Open Site Navigation

Join the Entrada community

Come work with us. The companies in our network are always looking for talented, energetic, imaginative teammates who share their vision for the future.

Systems Hardware Engineer, Principal

d-Matrix

d-Matrix

Other Engineering
Santa Clara, CA, USA
USD 150k-300k / year
Posted on Apr 2, 2026

Location

Santa Clara

Employment Type

Full time

Location Type

Hybrid

Department

R&D - HW Systems Engineering

Compensation

  • L6$150K – $300K

The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors—including the role’s function and location, as well as the individual’s knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together, we can help shape the endless possibilities of AI.

Location:

Hybrid, working onsite at our Santa Clara, Ca headquarters 3-5 days per week.

About the Role

At d-matrix, we are redefining the architecture of AI compute. As a Principal Hardware Design Engineer, you will be a cornerstone of our hardware organization, leading the development of world-class platforms for our silicon-integrated AI accelerators. You aren’t just "designing boards"; you are architecting the physical foundation that allows our Chiplet-based NPU (Neural Processing Unit) to solve the industry's most massive LLM inference challenges.

Key Responsibilities

• Architectural Leadership: Lead the end-to-end hardware development lifecycle for complex, high-performance AI accelerator PCIe cards and chassis platforms.

• Detailed Electrical Design: Own schematic capture, component selection, and rigorous BOM management for multi-rail, high-power designs.

• High-Speed Design: Architect and oversee the layout of ultra-high-speed interfaces, including PCIe Gen5/6, CXL, and custom chiplet-to-chiplet interconnects.

• Power Delivery (PDN): Design robust power delivery networks capable of handling high-current transients and low-voltage rails characteristic of advanced AI silicon.

• Cross-Functional Collaboration: Partner closely with Silicon, Signal Integrity (SI/PI), Thermal, and Mechanical teams to ensure seamless integration and performance.

• DFx & Manufacturing: Drive Design for Excellence (DFM, DFT, DFA) to ensure high-yield production and long-term reliability in data center environments.

• Mentorship: Act as a technical lead, guiding junior engineers and setting the standard for hardware design best practices across the company.

Required Qualifications

• Education: BS/MS in Electrical Engineering or a related field.

• Experience: 10+ years of experience in high-complexity hardware design, specifically within the semiconductor, server, or networking industries.

• Board Design: Mastery of Cadence Allegro/Orcad or similar high-end EDA tools.

• Power & Signal Integrity: Deep understanding of SI/PI fundamentals, including jitter, crosstalk, and impedance control for 32Gbps+ signals.

• Laboratory Skills: Proficiency with high-speed oscilloscopes, BERTs, and VNA/TDR for hardware bring-up and validation.

• Communication: Ability to distill complex technical trade-offs into actionable decisions for executive leadership.

Preferred Skills

• Experience with OCP (Open Compute Project) standards or large-scale data center deployments.

• Knowledge of liquid cooling integration for high-TDP hardware.

• Nice to have: Familiarity with FPGA prototyping and emulation platforms.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Compensation Range: $150K - $300K